A Case Study in Performance Estimation and Analysis for SDR: UMTS Data-Link Layer by Simalatsar, Alena & Passerone, Roberto
  
 
 
 
 
 
UNIVERSITY 
OF TRENTO 
 
DEPARTMENT OF INFORMATION AND COMMUNICATION TECHNOLOGY 
 
 
38100 Povo – Trento (Italy), Via Sommarive 14 
http://www.dit.unitn.it 
 
 
 
 
 
 
 
 
 
 
 
 
 
A Case Study in Performance Estimation and 
Analysis for SDR: UMTS Data-Link Layer 
 
Alena Simalatsar and Roberto Passerone 
August 2007 
 
Technical Report Number: DIT-07-057 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
. 
A Case Study in Performane Estimation and Analysis
for SDR: UMTS Data-Link Layer
Alena Simalatsar and Roberto Passerone
Dipartimento di Informatia e Teleomuniazioni
University of Trento
fsimalats, robygdit.unitn.it
Abstrat
The evolution of tehnology in the wireless industry has
brought a proliferation of different ommuniation proto-
ols and standards. To support a wider range of servies
and to sustain tehnial innovation, protool interoperabil-
ity is essential. Software Dened Radio (SDR) is emerging
as a key integration tehnology in this area. Dening the
appropriate system arhiteture for SDR is, however, om-
plex, and requires extensive analysis and performane eval-
uation. In this paper, we onsider UMTS as a ase-study
of a mobile standard that utilizes several high-layer proto-
ols to enable multiple servies delivery for mobile users.
We develop a SystemC funtional model for a subset of the
Data Link Layer for UMTS, and analyze its performane as
software running on several arhitetures. The results are a
rst step in understanding the system requirements to om-
bine UMTS with other wireless ommuniation protools,
suh as WiFi and WiMax.
1. Introdution
The onstrution of a distributed ommuniation infras-
truture, and the use of highly onneted embedded sys-
tems, makes it possible today to realize new and innova-
tive appliations and servies, often ontext-aware, that an
leverage the mobility afforded by wireless onnetivity [5℄.
While these servies are interesting in their own right, their
integration ould potentially lead to a muh greater added
value. However, the wide variety of different ommunia-
tion requirements, together with the evolution of tehnol-
ogy, have resulted in a proliferation of mostly inompatible
and often ompeting ommuniation standards, that make
integration hard and expensive. The result is that users are
fored to arry multiple devies, and manually synhronize
and dupliate information, a potentially onerous and error-
prone task.
One solution to the integration problem is the use of a
Software Dened Radio (SDR) [19℄. In a pure SDR, all the
required proessing, i.e., tuning, modulation and demodu-
lation and the handling of the higher levels of the protools,
is done in the digital domain by software running on a gen-
eral purpose proessor, while a slim RF front-end remains
in the analog domain. Beause the task is highly demand-
ing in omputation power, most platforms inlude dediated
hardware omponents that an be ongured and rewired by
software to adapt to the required funtionality. These arhi-
tetures are very exible and allow one to swith between
different ommuniation standards by simply uploading a
new version of the software in the devie, and potentially
support several protools at the same time. Not only does
this make integration simpler, but it also allows the devies
to be updated to support new standards in a way that is
mostly transparent to the user.
The implementation of a SDR requires the development
of highly optimized omputing platforms. However, the
tight real-time requirements of ommuniation systems, to-
gether with onstraints on ost, physial size and perfor-
mane of the devies, results in inreased design omplex-
ity and system heterogeneity that yield a large design spae.
Tools based on Register Transfer Level (RTL) and evalua-
tion boards are too detailed for an effetive exploration of
system design alternatives, and are typially biased towards
spei implementation styles. In addition, the lak of ab-
strationmakes the design, as well as the validation proess,
difult.
In this paper, we propose to raise the level of abstration
for the design of SDR platforms using the Platform-Based
Design (PBD) [10, 20℄ methodology. PBD is based on the
formation of different layers, alled platforms, whih repre-
sent different levels of the design abstration. Eah platform
is a well separated library of omputational and ommuni-
ation omponents. Platforms at higher levels abstrat the
details of lower level platforms, and an be used for fast
arhitetural exploration and performane estimation. This
is essential for quikly onverging toward a platform that is
1
not only optimized for the desired funtionality, but an also
support its future extensions. For the methodology to work,
eah domain and appliation area requires the development
of distint libraries of omponents, abstration layers, and
thus arhitetural, performane and funtional models. The
effetiveness and the aeptane of the PBD methodology
is therefore tied to the availability of these models and to
the development of use ases that an prove their auray.
In partiular, in this paper, we strengthen the PBD
methodology by developing, using existing tools [13, 22℄,
appropriate funtional and arhitetural models for SDR.
These model are used in a ase study to explore the im-
pat of higher protool layers on the utilization of a general
purpose CPU, and derive performane metris that an be
used to optimize the parameters of an arhiteture, based
on the forseen mix of onurrent protools. We show that
PBD is partiularly well suited for the design of SDR, sine
the requirements in terms of performane and adaptability
are high, and the denition of the best arhiteture for this
kind of systems is hard.
This paper is organized as follows. After disussing
some related work in Setion 1.1, we give an overview of
our methodology and of the domain of appliation in Se-
tion 2. Setion 3 disusses in detail the funtional and ar-
hitetural model. Finally, simulations and results are dis-
ussed in Setion 4.
1.1. Related Work
The literature on design spae exploration is vast. In this
setion, we will limit our exposition to the work that appears
to be loser to our dened area of appliation.
In the area of enabling tehnologies for reongurable
wireless terminals, the XiRis group of the University of
Bologna in ollaboration with STMiroeletronis [23℄ fo-
uses on the development of next generation mobile teh-
nologies based on reongurable terminals [4,7℄. The arhi-
teture for reongurable terminals presented by this group
is able to support some important mobile tehnologies
(GSM, WCDMA, UMTS, WLAN and Bluetooth) and al-
lows software driven swithing between these tehnologies.
However, the aim of this work is to provide an appliation-
spei arhiteture, rather than a design methodology.
Nevertheless, this arhiteture may be a potential target for
our design spae exploration.
Boni et al. have proposed a tehnique for the efient im-
plementation of support vetor mahine (SVM) algorithms
on dynamially reongurable systems [8℄. Speially,
they have proposed a reongurable system to solve the
inverse modeling problem for teleommuniation applia-
tions by the use of SVMs. While they do not address the
problem of design exploration in general, the solutions pre-
sented in their work for the dynami mapping of algorithms
onto reongurable FPGA-based arhitetures an be used
in our future work.
Bonivento et al. are also working on several projets
related to design spae exploration, inluding the area of
wireless ommuniation in the form of wireless sensor net-
works [9℄. In partiular, they are developing a new method-
ology for the design of Wireless Sensor Networks (WSN)
applying PBD priniples, whih is well orrelated with the
nature of our researh work. However, they fous on high
level operating system servies, while we will fous on
lower level hardware arhitetures.
Of partiular interest for our researh is the work of
Densmore et al. whih is foused mainly on system level ar-
hiteturemodeling based on the PBDmethodology. In par-
tiular, they are working on performane analysis of FPGA-
based arhitetures [12℄. While we an take advantage of
these results in our arhiteture models, our researh work
is not just foused on suh kind of arhitetures and we will
need to onsider other alternatives for arhiteture imple-
mentations.
Davare et al. propose a methodology for enabling au-
tomated synthesis within PBD. Their work is mainly fo-
used on onurrent embedded design for multimedia ap-
pliations [11℄. In this ontext, they propose funtional op-
timization using design spae exploration for multimedia
appliations by applying the proess of mapping of these
appliations onto FPGA-based arhitetures [14℄. To do
this, they use the Metropolis design framework [6℄. Our
approah will be similar. What distinguishes our researh
work from theirs is that we will do design spae exploration
for arhitetures that an support onurrent protools in-
stead of multimedia appliations.
The researh work of Meyerowitz et al. is the most re-
lated to our projet [18℄. Their work fouses on high level
modeling of embedded miro-arhitetures retargetable
for different instrution sets. The modeling of miro-
arhitetural performane is done within the Metropolis
framework. Reent presentations suggest the use of this
tehnique for Software Dened Radio, an approah similar
to ours (in SystemC) for arhiteture design spae explo-
ration [17℄. The lak of spei publiations in this area
from the authors, however, makes a omparison difult at
this point. Nevertheless, the availability of future results
will be instrumental to validate our arhiteture exploration
methodology and models.
2. Overview
A Software Dened Radio (SDR) is a tehnology in
whih both modulation and demodulation are performed in
software or using a programmable devie [19℄. The major
advantages of an SDR is its exibility and ease of adapta-
tion, sine the radio funtion an easily be hanged. Pro-
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grammability also promises eonomy of sale for manufa-
turers, who an rely on standard platforms reused aross
different domains of appliations. A typial arhiteture for
an SDR platform is shown in Figure 4.
The design of reusable platforms is, however, hard. The
designer must arefully onsider several different senarios
in the hoie of the arhitetural omponents, and in the
way they are onneted. For instane, Shono et al. report
that the arrangement of CPUs, DSPs and FPGAs seriously
inuenes system performane, and that the software as-
signment to eah proessor is difult [21℄.
To dene an effetive system design ow for SDR, we
apply the PBD paradigm [20℄, by evaluating different arhi-
tetures against the speiation onstraints, and by map-
ping the desired funtionality on the elements of the plat-
form. The main objetive of the design exploration proess
for eah partiular arhiteture is to dene what and how
many protools an be supported by the platform. To fail-
itate this proess, it is important to separate the arhiteture
speiation from the funtionality. This way, hanges in
funtionality (or in the arhiteture) will not ause the re-
design of the entire system, and vie versa. In addition, this
allows us to model funtion and arhiteture at two different
levels of abstration, and enable fast annotated funtional
simulation to quikly provide performanemetris for a va-
riety of design hoies.
Our partiular implementation of the platform-based de-
sign methodology follows the steps presented in Figure 1.
We rst build an abstrat SystemC model of the funtional-
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Figure 1. Design exploration methodology
ity, with no notion of time (the Untimed level in the gure),
whih is used to verify its orretness and to study onur-
reny issues. SystemC was hosen beause it supports dif-
ferent models of omputation and allows the design of het-
erogeneous systems. In addition, it provides the possibility
to rene high level speiation models (both hardware and
software) into low level implementations and to build ex-
eutable models. Finally, beause SystemC is based on a
standard language (C++), it is easy to share models with the
other members of the researh group, suh as developers of
appliations, UI and baseband.
In order to reate a SystemC performane model for a
partiular arhiteture we need to know the performane of
eah funtional blok exeuted on this arhiteture. To do
so, we extrat the C ode from our SystemC model and run
simulations on several emulated ARM proessors using the
Keil ARM Development Tool [15℄. We use Keil's embed-
ded proler to obtain information about the exeution time
of eah funtion run on eah emulatedmiroontroller. Keil
implements a lower level of abstration (the Proler level),
whih we use to extrat the relevant performane data. We
then use the timing information to build a omplete Sys-
temC timed model (the Timed level), whih we use to deter-
mine the performane of the overall system, and to ompute
the utilization of the miroontroller for data transmission
with several bit rates.
This sheme has several advantages over the use of the
proler alone, whih by itself an provide the system per-
formane. First, the simulation run in evaluation mode are
very time onsuming and depend on the omplexity of the
miroontroller arhiteture. In ontrast, SystemC simula-
tions are relatively fast and independent of the miroon-
troller arhiteture (see Setion 4). Seond, SystemC is
more exible and makes it easier to partition the funtional-
ity onto different proessor ores, and to ombine their per-
formane. This is essential as platforms evolve to inlude
more proessing elements. This trend also requires the ex-
ploration of different onurreny models, from dataow
to synhronized exeution, whih is natively supported by
SystemC but typially not by arhiteture prolers.
In this paper we fous on the UMTS ommuniation
standard [2℄. At the top level, the network arhiteture is
divided into a User Equipment Domain and an Infrastru-
ture Domain, whih ommuniate through the radio inter-
fae. We fous on the User Equipment Domain, whih is of
greater interest to mobile devies whih are subjet to more
stringent implementation onstraints.
The protool stak for the user domain is shown on Fig-
ure 2, and is divided into three different layers, orrespond-
ing to the Physial (PHY), the Data Link (DLL) and the
Network Layer [3℄. In addition to the usual addressing fun-
tions, the Network Layer ontrols the operations of the Data
Link and of the Physial Layer by responding to hanges in
the transmission parameters. The Data Link Layer performs
general paket forming and quality of servie support. It in-
ludes a Radio Link Control (RLC) and a Medium Aess
Control (MAC) sublayer. The RLC ommuniates with the
MAC through different logial hannels, to distinguish be-
tween user data, signaling and ontrol data. Depending on
3
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Figure 2. Layer diagram for the User Equip-
ment Domain of the UMTS protool
the required quality of servie, the MAC layer maps the log-
ial hannels into a set of transport hannels, whih are then
passed onto the Physial Layer. Finally, the Physial Layer
handles lower level oding and modulation, and ommuni-
ates with the radio interfae through a series of physial
hannels, eah optimized to different time and oding re-
quirements.
The arhiteture of the protool stak is very omplex
due to the high number of different logial and transport
hannels. In this work we fous on a subset of the funtion-
ality, desribed in the next setion together with the arhi-
teture hosen for performane estimation.
3. Funtional and Arhiteture Model
In this setion, we desribe in more detail the funtional-
ity of UMTS that we modeled, and the lass of arhitetures
that we have onsidered as target for the performane anal-
ysis. Detail results are presented later, in Setion 4.
3.1. Funtional Model
The subset of the protool stak that we have modeled is
the setion highlighted on Figure 2, and orresponds to the
bidiretional Dediated Channel that, in our ase, is lim-
ited to point-to-point uplink user data transmission. The
RLC is divided into three separate entities for Transpar-
ent (Tr), Unaknowledged (UM) and Aknowledged (AM)
transmission modes. We have limited our analysis to the
Unaknowledged mode, orresponding to the UM-Entity,
sine this is a superset of the Transparent mode, and an be
used to a ertain degree to estimate the performane of the
Aknowledged mode, whih would otherwise require the
downlink model. Thus, the results of performane analysis
of the UM-Entity an allow us to make approximate estima-
tions of the performane of the omplete RLC layer.
Likewise, the MAC sublayer is divided into different en-
tities that handle the mapping between the logial and the
transport hannels. Of these, we model the MAC-d entity
whih is the only one involved with the baseline (not en-
haned) Dediated Channel. The other bloks, whih were
introdued in more reent versions of the standard, are in-
stead required for high speed and quality of servie support.
Our SystemC untimed funtional model is shown on
Figure 3 and is omposed of seven modules, or ators,
of a dataow proess network: four are related to the
UM RLC entity (i.e., Transmission Buffer, Segmenta-
tion/Conatenation, RLC Header Add and Ciphering) and
three to MAC-d (i.e., Transport Channel Type swith, C/T
MUX and Transport Format Combination (TFC) sele-
tion).
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Figure 3. Blok diagram of the funtional
model
Eah blok signals to the next the availability of a paket
to be proessed, by depositing it into a FIFO queue with
bloking read and bloking write. The sheduling of the
network is then left to the simulator.
SystemC timed funtional model has the same omposi-
tion of blok. We assume that all the bloks are exeuted on
the same proessor (ARM proessor) that means than while
one of the bloks is exeuted others are waiting for it to be
nished. Exeution of eah proess takes a partiular time
whih we add to the SystemC simulation time while pro-
essing eah of the bloks and we assume that this time is
already known from running the funtionality on an emula-
tor of explored proessor. This way, the beginning and the
1
MAC-d typially inludes also a iphering module, but sine enryp-
tion is already done at the RLC layer, this module need not be imple-
mented.
4
end of eah proess exeution has its own time stamps.
This model an be extended by inluding more entities
of the RLC and the MAC sublayers to obtain more au-
rate results. Our future work inludes also extensions to the
network layer and higher level appliation suh as MPEG
deoding and the User Interfae (UI).
3.2. Arhiteture Model
To design an optimal arhiteturewe need to deide what
elements should be available on the platform to ahieve
the best trade-off between the metris of interest. These
elements inlude general-purpose proessors, Digital Sig-
nal Proessors (DSP), Field ProgrammingGate Arrays (FP-
GAs), or their mix. This step also inludes identifying the
kind of proessors to be used (and their performane), as
well as their number and general interonnetion topology.
To begin with, we surveyed several arhitetures proposed
by the industry for SDR, and nally deided to take the
Small Form Fator SDR (SFF SDR) Development Platform
from Lyrteh [16℄ as our baseline model. We an then use
the arhiteture of this platform as a starting point and mod-
ify it for the design spae exploration of an SDR.
The SFF SDR platform onsists of three separate mod-
ules, the Radio Frequeny (RF), Data Conversion and Base-
band Proessing modules, ombined together, and is shown
in Figure 4. Eah of these modules an be replaed in or-
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Figure 4. Blok diagram of the SFF SDR
der to satisfy the requirements of the target produt. The
Baseband Proessing module works in the digital domain,
and is the main fous of our studies. This module em-
ploys a TMS320DM6446 system-on-hip (SoC) fromTexas
Instruments and a Virtex-4 SX35 FPGA from Xilinx for
modulation. The SoC onsists of one C64x+
TM
DSP and
one ARM926EJ-S
TM
general-purpose proessor. The DSP
is typially used for proessing the baseband, while the
general-purpose proessor is reserved for the upper layers
of the ommuniation protools and other higher level ap-
pliations.
In this paper, we restrit our attention to the ARM fam-
ily of proessors, sine the funtionality that we are testing
is limited to a subset of the UMTS DLL layer. We on-
sider less performing proessors than the one available on
the SFF SDR platform (whih we only take as a template),
beause of the limitations imposed by the proler that we
have used. Our future work inludes extending the perfor-
mane analysis to higher performane proessors (suh as
the one used on the SFF SDR), and integrating the baseband
proessing, urrently under development, whih we assume
is realized partly on the FPGA, and partly on the DSP.
4. Simulations and Results
This setion is devoted to presenting the results of the
performane analysis for the RLC and the MAC sublayers.
We use three kinds of metris to haraterize the perfor-
mane of different arhitetures, to determine the distribu-
tion of resoures within the protool funtion, and to mea-
sure the efieny of the performane analysis itself.
Our rst results, depited in Figure 5, show the perent-
age of utilization (load) of the general-purpose proessor
under different transfer rates, and for different arhitetures.
We have analyzed ve different ARM miroontrollers that
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Figure 5. Arhiteture performanes
inlude the STR912FW44, STR750FV2 and STR736FV1
from STMiroeletronis, and the LPC2119 and LPC2194
from NXP. These have been analyzed at their maximum
lok frequeny (shown in Figure 5 under the name of
the arhiteture), with the exeption of the STR912FW44
and the STR750FV2. The rst (STR912FW44) was sim-
ulated at 60MHz, instead of 96MHz, for an easier diret
omparison with the NXP miroontrollers. The seond
(STR750FV2)was simulated at 25MHz, instead of its max-
imum 60MHz, to obtain roughly the same performane re-
sults as the STR736FV1, and therefore show the savings in
lok frequeny.
For eah miroontroller, we have omputed the
load for the four most ommon transmission data rates,
i.e., 12.2 kbps for voie ommuniation, 28.8 kbps and
57.6 kbps used by modems and faxes, and 384kbps for high
speed data transmission. For eah data rate we use a xed,
though different, paket size for the Transport hannel. For
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instane, we use a Transport blok size of 576 bits for
modems and faxes, and of 336 bits for high speed data trans-
mission [1℄. Eah paket has a 16-bit overhead for RLC
and MAC headers. In addition to that, information data de-
livered by the Dediated Transport Channels (DTCHs) are
aompanied by ontrol pakets delivered through the Ded-
iated Control Channels (DCCHs). In our simulations, we
have assumed that eah DTCH paket is aompanied by
one DCCH paket. For a bit rate of x kbps, the load is om-
puted as the ratio between the atual time it takes to transmit
x bits, and one seond, the maximum time allowed for the
transmission. Formally, we have
L =
(T
dp
+ T
p
)  x=8
P
dp
+ P
p

1
1s
 100%;
where T
dp
and T
p
is the time to transmit a data and a on-
trol paket, and P
dp
and P
p
is the size, in bytes, of data
and ontrol pakets, respetively. For the ontrol paket we
have assumed a onstant size of 100 bits.
The results of the analysis presented in Figure 5 show
onsiderable variability, both aross arhitetures, and, as
expeted, for different data rates. This analysis gives us a
measure of the residual omputing power available to the
rest of the protool, to potential other protools running
onurrently, and to higher level appliations, whih is an
essential information for the orret arhiteture hoie and
sizing of the system. In the ase of the STR736FV1 and
STR750FV2, the load for 384kbps exeeds 100%, and is
therefore not shown on the gure.
A seond lass of results is devoted to the analysis of
the resoures required by eah of the funtions of the model
shown in Figure 6. These results are for the STR912FW44
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Figure 6. Resoure distribution by funtion
ARM9 miroontroller from STMiroeletronis and the
paket size of 70 bytes, whih we have taken as representa-
tive, sine the analysis for the other arhitetures and paket
sizes are qualitatively and quantitatively similar. The fun-
tions on Figure 6 are sorted by the amount of resoures that
they require. As we an see from the graph the Ciphering
funtion is in general the most resoure onsuming fun-
tion. This kind of result is very useful for taking the pre-
liminary deision about resoure distribution between the
funtions.
Our last group of results is onerned with a measure of
the efieny of the performane analysis. In Table 1, we
show, for eah arhiteture, the time in seonds required to
simulate the transmission of 7,000 pakets, with a paket
size of 70 bytes, for both the Keil proler and SystemC.
The simulations were performed on a Pentium
R
M proes-
sor running at 1.70GHz, with 512MB of RAM. For Sys-
temC, we have used the referene implementation version
2.1.v1, available at the SystemC web site [22℄.
Arhiteture Keil SystemC Speed-up
LPC2119 28.1 4.2 6.7
LPC2194 25.8 4.2 6.1
STR912FW44 25.5 4.2 6.1
STR750FV2 26.6 4.2 6.3
STR736FV1 25.9 4.2 6.2
Average 26.4 4.2 6.3
Table 1. Efieny of performane analysis
The performane of the SystemC simulation is indepen-
dent from the arhiteture, sine it is referred to the same
model. In ontrast, Keil shows variability depending on
the miroontroller. The last olumn of the table shows
the speed-up obtained by using the more abstrat SystemC
models. On average, the SystemC simulation is more than
6 times faster than the proler, whih justies the use of the
proler for data gathering, and the use of the abstrat simu-
lator for performane analysis. This methodology beomes
even more ompelling as the omplexity of the model in-
reases, and several protools are run onurrently, sine
the simulation time will orrespondibly inrease. The per-
formane of the SystemC simulation an potentially be in-
reased by using an optimized simulator rather than the ref-
erene implementation.
5. Conlusions and Future Work
We have presented a ase study of a design spae explo-
ration problem for a Software Dened Radio. We have se-
leted a subset of the Data Link layer of the UMTS ommu-
niation standard, and evaluated its performane on several
arhitetures, and for different data rates and paket sizes.
Our methodology uses separated funtional and arhite-
tural models. The funtional models run at a high level of
abstration, and an be used for funtional veriation and
fast performane analysis through exeution time annota-
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tion. The performanemodel is used to derive aurate per-
formane data, and uses a proler to simulate the exat be-
havior of the arhiteture. The analysis shows onsiderable
variability in performane, both as a funtion of arhite-
ture, and as a funtion of data rate. This justies the use
of the PBD approah to design this kind of systems, whih
must be ne tuned to be able to support different standards.
Our future work is foused towards onretizing the
PBD approah into a speialized methodology for the de-
sign spae exploration of ommuniation hardware arhi-
tetures. This inludes automating the proess of annota-
tion through the use of dediated omponents, able to also
determine the share of CPU in the ase of multi-threaded
exeution. In addition, we will develop interation om-
ponents for the estimation of ommuniation overhead in
multi-omponent arhitetures, whih are ommon in SDR
to ahieve the desired performane. Our future work also
inludes the extension of the funtional model to integrate
the baseband proessing (on the DSP), higher levels of the
protool, and other protools of interest suh as WiMax,
WiFi and GSM.
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